

High-Speed USB 2.0 (480Mbps) Multiplexer with Overvoltage Protection (OVP) and Overvoltage Indicator **Output**

ISL54224

The Intersil ISL54224 is a single supply dual 2:1 multiplexer that can operate from a single 2.7V to 5.25V supply. It contains two SPDT (Single Pole/Double Throw) switches configured as a DPDT. The part was designed for switching of USB data signals in portable battery powered products.

The 6.5Ω switches were specifically designed to pass USB high speed/full speed data signals. They have high bandwidth and low capacitance to pass USB high speed data signals with minimal distortion.

The ISL54224 has OVP circuitry on the D-/D+ com pins that opens the USB in-line switches when the voltage at these pins exceeds 3.8V (typ) or goes negative by -0.5V (typ). It isolates fault voltages up to +5.25V or down to -5V from getting passed to the other-side of the switch, thereby protecting the USB transceivers.

The digital logic inputs are 1.8V logic compatible when operated with a 2.7V to 3.6V supply. The ISL54224 has an open drain OE/ALM pin that can be driven Low to open all switches and outputs a Low when the OVP circuitry is activated. It can be used to facilitate proper bus disconnect and connection when switching between the USB sources.

The ISL54224 is available in 10 Ld 1.8mmx1.4mm µTQFN and 10 Ld TDFN packages. It operates over a temperature range of -40 to +85°C.

Features


- High-Speed (480Mbps) and Full-Speed (12Mbps) Signaling Capability per USB 2.0
- 1.8V Logic Compatible (2.7V to +3.6V supply)
- OE/ALM Pin to Open all Switches and Indicate **Overvoltage Fault Condition**
- Power OFF Protection
- D-/D+ Pins Overvoltage Protection for +5.25V and -5V Fault Voltages
- -3dB Frequency 780MHz
- Low ON Capacitance @ 240MHz 3.3pF
- Low ON-Resistance 6.5Ω
- Single Supply Operation (V_{DD}) 2.7V to 5.25V
- Available in µTQFN and TDFN Packages
- Pb-Free (RoHS Compliant)
- Compliant with USB 2.0 Short Circuit and Overvoltage Requirements Without Additional External Components

Applications* (see page 16)


- MP3 and other Personal Media Players
- Cellular/Mobile Phones
- PDA's
- Digital Cameras and Camcorders
- USB Switching

Related Literature*(see page 16)

 See AN1571 "ISL54224IRTZEVAL1Z Evaluation Board User's Manual"



USB 2.0 HS Eye Pattern With Switches in the Signal Path




June 7, 2010 FN6969.0


1

CAUTION: These devices are sensitive to electrostatic discharge; follow properties that the part of the sensitive to the sens Copyright Intersil Americas Inc. 2010. All Rights Reserved

All other trademarks mentioned are the property of their respective owners.

Pin Configuration





NOTE:

1. Switches Shown for SEL = Logic "1" and OE/ALM = Logic "1".

Truth Table

| OE/ALM | SEL | HSD1-, HSD1+ | HSD2-, HSD2+ |
|--------|-----|--------------|--------------|
| 0 | Х | OFF | OFF |
| 1 | 0 | ON | OFF |
| 1 | 1 | OFF | ON |

Logic "0" when \leq 0.5V, Logic "1" when \geq 1.4V with a 2.7V to 3.6V Supply.

Pin Descriptions

| | | - | |
|-------|------|-------------|--|
| μTQFN | TDFN | PIN NAME | DESCRIPTION |
| 1 | 2 | HSD2- | USB Data Port Channel 2 |
| 2 | 3 | HSD2+ | USB Data Port Channel 2 |
| 3 | 4 | D+ | USB Data COM Port |
| 4 | 5 | GND | Ground Connection |
| 5 | 6 | D- | USB Data COM Port |
| 6 | 7 | HSD1- | USB Data Port Channel 1 |
| 7 | 8 | HSD1+ | USB Data Port Channel 1 |
| 8 | 9 | OE/ALM | Switch Enable/Alarm (open drain connection) Drive Low to Open All Switches Outputs Low when OTV is Activated |
| 9 | 10 | VDD | Power Supply |
| 10 | 1 | SEL | Select Logic Control Input |
| - | PD | PD | Thermal Pad. Tie to Ground or Float |

TABLE 1. USB - OVP POSSIBLE SITUATIONS AND TRIP POINT VOLTAGE

| | | | | TRIP POINT | | |
|--------------|----------------------------------|-----------------|-----------|------------|--------|--------|
| CODEC SUPPLY | SWITCH SUPPLY (V _{DD}) | COMs SHORTED TO | PROTECTED | MIN | MAX | OE/ALM |
| 2.7V to 3.3V | 2.7V to 5.25V | VBUS | Yes | 3.63V | 3.95V | Low |
| 2.7V to 3.3V | 2.7V to 5.25V | -5V | Yes | -0.76V | -0.29V | Low |

Ordering Information

| PART NUMBER | PART MARKING | TEMP. RANGE (°C) | PACKAGE (Pb-Free) | PKG. DWG. # |
|-------------------------------|-----------------|---------------------|--|----------------|
| ISL54224IRUZ-T (Notes 2, 3) | Т9 | -40 to +85 | 10 Ld 1.8x1.4mm μ TQFN (Tape and Reel) | L10.1.8x1.4A |
| ISL54224IRUZ-T7A (Notes 2, 3) | Т9 | -40 to +85 | 10 Ld 1.8x1.4mm μ TQFN (Tape and Reel) | L10.1.8x1.4A |
| ISL54224IRTZ (Note 4) | 4224 | -40 to +85 | 10 Ld 3x3 TDFN | L10.3x3A |
| ISL54224IRTZ-T (Notes 2, 4) | 4224 | -40 to +85 | 10 Ld 3x3 TDFN (Tape and Reel) | L10.3x3A |
| ISL54224IRUEVAL1Z | Evaluation E | Board | | 1 |

2. Please refer to $\underline{\mathsf{TB347}}$ for details on reel specifications.

3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

 For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL54224</u>. For more information on MSL please see techbrief <u>TB363</u>.

Absolute Maximum Ratings

| VDD to GND -0.3 to 6.5V VDD to Dx 10.5V Dx to HSD1x, HSD2x 8.6V |
|---|
| Input Voltages HSD2x, HSD1x |
| SEL, OE/ALM |
| Output Voltages |
| D+, D5V to 6.5V |
| Continuous Current (HSD2x, HSD1x) ±40mA |
| Peak Current (HSD2x, HSD1x) |
| (Pulsed 1ms, 10% Duty Cycle, Max) ±100mA |
| ESD Rating: |
| Human Body Model |
| Machine Model>250V |
| Charged Device Model |
| Latch-up Tested per JEDEC; Class II Level A at 85°C |

Thermal Information

| Thermal Resistance (Typical) | θ _{JA} (°C/W) | θ _{JC} (°C/W) |
|------------------------------------|------------------------|------------------------|
| 10 Ld µTQFN Package (Note 6, 7) | . 210 | 165 |
| 10 Ld TDFN Package (Notes 8, 9). | . 58 | 22 |
| Maximum Junction Temperature (Plas | stic Package |) +150°C |
| Maximum Storage Temperature Rang | je65° | C to +150°C |
| Pb-Free Reflow Profile | | ee link below |
| http://www.intersil.com/pbfree/Pb- | -FreeReflow. | <u>asp</u> |

Recommended Operating Conditions

| Temperature Range | -40°C to +85°C |
|-----------------------------|-----------------|
| VDD Supply Voltage Range | . 2.7V to 5.25V |
| Logic Control Input Voltage | 0V to 5.25V |
| Analog Signal Range | |
| $V_{DD} = 2.7V$ to 5.25V | 0V to 3.6V |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 7. For θ_{JC} , the "case temp" location is taken at the package top center.
- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
- 9. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications - 2.7V to 5.25V Supply Test Conditions: $V_{DD} = +3.3V$, GND = 0V, $V_{SELH} = 1.4V$, $V_{SELL} = 0.5V$, $V_{OE/ALMH} = 1.4V$, $V_{OE/ALML} = 0.5V$, (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, -40°C to +85°C.

| PARAMETER | TEST CONDITIONS | | MIN (Notes 11, 12) | түр | MAX (Notes 11, 12) | UNITS |
|---|--|------------|-----------------------|----------|-----------------------|--------|
| ANALOG SWITCH CHARACTERISTICS | | | | | | |
| ON-Resistance, r _{ON} (High-Speed) | V_{DD} = 2.7V, SEL = 0.5V or 1.4V, OE/ALM = 1.4V, I _{Dx} = 17mA, V _{HSD1x} or V _{HSD2x} = 0V to 400mV (see Figure 3, Note 15) | 25 Full | - | 6.5 - | 7 9 | Ω Ω |
| r_{ON} Matching Between Channels, Δr_{ON} | $V_{\text{DD}} = 2.7V$, SEL = 0.5V or 1.4V, OE/ALM = 1.4V, I _{Dx} = 17mA, V V _{HSD1x} or | | - | 0.2 | 0.45 | ΩΩ |
| (High-Speed) | V_{HSD2x} = Voltage at max r _{ON} , (Notes 14, 15) | Full | - | - | | 52 |
| r _{ON} Flatness, R _{FLAT(ON)} (High-Speed) | V_{DD} = 2.7V, SEL = 0.5V or 1.4V, OE/ALM = 1.4V, I _{DX} = 17mA, V _{HSD1x} or | 25 Full | - | 0.3 | 0.5 | Ω |
| (ingli opeca) | $V_{HSD2x} = 0V \text{ to } 400 \text{mV}, (Notes 13, 15)$ | | - | - | 1 | Ω |
| ON-Resistance, r _{ON} | | 25 | - | 12 | 20 | Ω |
| | | Full | - | - | 25 | Ω |
| OFF Leakage Current, | V_{DD} = 5.25V, SEL = V_{DD} and OE/ALM = V_{DD} or | 25 | -20 | 1 | 20 | nA |
| I _{HSD1x} (OFF) | OE/ALM = 0V, V _{Dx} = 0.3V, 3.3V, V _{HSD1x} = 3.3V, 0.3V, V _{HSD2x} = 0.3V, 3.3V | Full | -30 | - | 30 | nA |
| ON Leakage Current, | $V_{DD} = 5.25V, SEL = 0V, OE/ALM = V_{DD},$ | 25 | - | 2 | 3 | μA |
| I _{HSD1x} (ON) | V _{Dx} = 0.3V, 3.3V, V _{HSD1X} = 0.3V, 3.3V, V _{HSD2x} = 3.3V, 0.3V | | - | - | 4 | μA |
| OFF Leakage Current, | V_{DD} = 5.25V, SEL = 0V and OE/ALM = V_{DD} or | 25 | -20 | 1 | 20 | nA |
| ^I HSD2x(OFF) | OE/ALM = 0V, V _{Dx} = 3.3V, 0.3V, V _{HSD2x} = 0.3V, 3.3V, V _{HSD1x} = 3.3V, 0.3V | | -30 | - | 30 | nA |
| ON Leakage Current, | $V_{DD} = 5.25V$, SEL = V_{DD} , OE/ALM = V_{DD} , | 25 | - | 2 | 3 | μA |
| ^I HSD2x(ON) | V _{Dx} = 0.3V, 3.3V, V _{HSD2x} = 0.3V, 3.3V, V _{HSD1x} = 3.3V, 0.3V | | - | - | 4 | μA |

Electrical Specifications - 2.7V to 5.25V Supply Test Conditions: V_{DD} = +3.3V, GND = 0V, V_{SELH} = 1.4V, V_{SELL} = 0.5V,

Test Conditions: $V_{DD} = +3.3V$, GND = 0V, $V_{SELH} = 1.4V$, $V_{SELL} = 0.5V$, $V_{OE/ALMH} = 1.4V$, $V_{OE/ALML} = 0.5V$, (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP (°C) | MIN (Notes 11, 12) | ТҮР | MAX (Notes 11, 12) | UNITS |
|---|---|--------------|-----------------------|------|-----------------------|-------|
| Power OFF Leakage | V _{DD} = 0V, V _{D+} = 5.25V, V _{D-} = 5.25V, | 25 | - | 5 | 13 | μΑ |
| Current, I _{D+} , I _{D-} | $SEL = OE/ALM = V_{DD}$ | | | | | |
| Power OFF Logic Current, I _{SEL} , I _{OE/ALM} | $V_{DD} = 0V, SEL = OE/ALM = 5.25V$ | | - | 19 | 26 | μA |
| Power OFF D+/D- Current, I _{HSDX+} , I _{HSDX-} | $V_{DD} = 0V$, SEL = OE/ALM = V_{DD} , $V_{HSDX+} = V_{HSDX-} = 5.25V$ | 25 | - | 0.05 | 1 | μA |
| OVERVOLTAGE PROTE | CTION DETECTION | I | | | | |
| Positive Fault-Protection Trip Threshold, V _{PFP} | V_{DD} = 2.7V to 5.25V, SEL = 0V or V_{DD} , OE/ALM = V_{DD} , see Table 1 on page 2 | 25 | 3.63 | 3.8 | 3.95 | V |
| Negative Fault-Protection Trip Threshold, V _{NFP} | V_{DD} = 2.7V to 5.25V, SEL = 0V or V_{DD} , OE/ALM = V_{DD} , see Table 1 on page 2 | 25 | -0.76 | -0.5 | -0.29 | V |
| OFF Persistence Time Fault Protection Response Time | Negative OVP Response: V_{DD} = 2.7V, SEL = 0V or V_{DD} , OE/ALM = V_{DD} , V_{Dx} = 0V to -5V, R_L = 15k Ω | 25 | - | 1 | - | μs |
| | Positive OVP Response: $V_{DD} = 2.7V$, SEL = 0V or V_{DD} , OE/ALM = V_{DD} , $V_{Dx} = 0V$ to 5.25V, $R_L = 15k\Omega$ | 25 | - | 2 | - | μs |
| ON Persistence Time Fault Protection Recovery Time | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.7V, SEL = 0V \mbox{ or } V_{DD}, OE/ALM = V_{DD}, \\ V_{Dx} = 0V \mbox{ to } 5.25V \mbox{ or } 0V \mbox{ to } -5V, R_{L} = 15 \mathrm{k} \Omega \end{array}$ | 25 | - | 40 | - | μs |
| DYNAMIC CHARACTER | ISTICS | 1 | | | | |
| Turn-ON Time, t _{ON} | V_{DD} = 3.3V, Vinput = 3V, R_L = 50 Ω , C_L = 50pF (see Figure 1) | 25 | - | 110 | - | ns |
| Turn-OFF Time, t _{OFF} | V_{DD} = 3.3V, Vinput = 3V, R_L = 50 Ω , C_L = 50pF (see Figure 1) | 25 | - | 70 | - | ns |
| Break-Before-Make Time Delay, t _D | V_{DD} = 3.3V, R _L = 50 Ω , C _L = 50pF (see Figure 2) | 25 | - | 40 | - | ns |
| Turn-ON Enable Time, t _{ENABLE} | V_{DD} = 3.3V, V_{INPUT} = 3V, R_L = 15k Ω , C_L = 50pF, Time out of All-Off state | 25 | - | 90 | - | ns |
| Turn-OFF Disable Time, t _{DISABLE} | $V_{DD} = 3.3V$, $V_{INPUT} = 3V$, $R_L = 15k\Omega$, $C_L = 50pF$, Time into All-Off state, Time is highly dependent on the load (R_L , C_L) time constant. | 25 | - | 120 | - | ns |
| Skew, (t _{SKEWOUT} - t _{SKEWIN}) | $ \begin{array}{l} V_{\text{DD}} = 3.3 \text{V}, \text{SEL} = 0 \text{V or } 3.3 \text{V}, \text{OE/ALM} = V_{\text{DD}}, \\ R_{\text{L}} = 45 \Omega, C_{\text{L}} = 10 \text{pF}, t_{\text{R}} = t_{\text{F}} = 500 \text{ps at} \\ 480 \text{Mbps}, (\text{Duty Cycle} = 50\%) (\text{see Figure 6}) \end{array} $ | 25 | - | 50 | - | ps |
| Rise/Fall Degradation (Propagation Delay), t _{PD} | V_{DD} = 3.3V, SEL = 0V or 3.3V, OE/ALM = V_{DD} , R_L = 45 Ω , C_L = 10pF (see Figure 6) | 25 | - | 250 | - | ps |
| Crosstalk | $V_{DD} = 3.3V$, $R_L = 50\Omega$, $f = 240$ MHz (see Figure 5) | | - | -32 | - | dB |
| OFF-Isolation | $V_{DD} = 3.3V, R_{L} = 50\Omega, f = 240MHz$ | 25 | - | -30 | _ | dB |
| -3dB Bandwidth | Signal = 0dBm, 0.2VDC offset, $R_L = 50\Omega$ | 25 | - | 780 | - | MHz |
| OFF Capacitance, C _{HSxOFF} | $f = 1 MHz, V_{DD} = 3.3V, SEL = 0V \text{ or } 3.3V,$ $OE/ALM = 0V \text{ (see Figure 4)}$ | | - | 2.5 | - | pF |
| COM ON Capacitance, C _{DX(ON)} | f = 1MHz, V_{DD} = 3.3V, SEL = 0V or 3.3V, OE/ALM = V_{DD} (see Figure 4) | 25 | - | 5.4 | - | pF |

Electrical Specifications - 2.7V to 5.25V Supply Test Conditions: V_{DD} = +3.3V, GND = 0V, V_{SELH} = 1.4V, V_{SELL} = 0.5V,

V_{OE/ALMH} = 1.4V, V_{OE/ALML} = 0.5V, (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

TEMP MIN MAX PARAMETER (Notes 11, 12) UNITS **TEST CONDITIONS** (°C) (Notes 11, 12) TYP COM ON Capacitance, f = 240MHz, V_{DD} = 3.3V, SEL = 0V or 3.3V, 25 3.3 pF $OE/ALM = V_{DD}$ (see Figure 4) C_{DX}(ON) **POWER SUPPLY CHARACTERISTICS** 5.25 V Power Supply Range, V_{DD} Full 2.7 V_{DD} = 5.25V, SEL = 0V or V_{DD} , OE/ALM = V_{DD} 25 45 58 Positive Supply Current, _ μA I_{DD} Full _ _ 66 μA Positive Supply Current, V_{DD} = 3.6V, SEL = 0V or V_{DD} , OE/ALM = V_{DD} 25 23 30 _ μΑ IDD Full _ 35 μA -25 Positive Supply Current, V_{DD} = 3.6V, SEL = 0V or V_{DD} , OE/ALM = 0V 23 30 μΑ IDD Full _ _ 35 μΑ V_{DD} = 4.3V, SEL = 2.6V, OE/ALM = 0V or 2.6V Positive Supply Current, 25 _ 35 45 uА I_{DD} Full 52 _ μΑ Positive Supply Current, V_{DD} = 3.6V, SEL = 1.4V, OE/ALM = 0V or 1.4V 25 25 32 _ μΑ IDD Full _ _ 38 μΑ **DIGITAL INPUT CHARACTERISTICS** V_{DD} = 2.7V to 3.6V 0.5 V Input Voltage Low, Full _ V_{SELL}, V_{OE/ALML} Input Voltage High, $V_{DD} = 2.7V \text{ to } 3.6V$ 5.25 Full 1.4 _ V V_{SELH}, V_{OE/ALMH} Input Voltage Low, $V_{DD} = 3.7V$ to 4.2VFull 0.7 V _ _ V_{SELL}, V_{OE/ALML} Input Voltage High, $V_{DD} = 3.7V$ to 4.2 Full 1.7 v VSELH, VOE/ALMH Input Voltage Low, V $V_{DD} = 4.3V$ to 5.25V Full 0.8 --V_{SELL}, V_{OE/ALML} Input Voltage High, V_{DD} = 4.3V to 5.25V Full 2.0 _ _ V V_{SELH}, V_{OE/ALMH} Input Current, I_{SELL}, $V_{DD} = 5.25V, SEL = 0V, OE/ALM = 0V$ Full 2 -nA IOE/ALML Input Current, ISFLH V_{DD} = 5.25V, SEL = 5.25V, 4M Ω pull-down Full 1.4 _ μΑ resistor Input Current, IOE/ALMH Full 1.4 V_{DD} = 5.25V, OE/ALM = 5.25V, 4M Ω pull-down _ _ μΑ resistor

NOTES:

10. V_{IOGIC} = Input voltage to perform proper function.


11. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

12. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested


- 13. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range
- 14. row matching between channels is calculated by subtracting the channel with the highest max row value from the channel with lowest max r_{ON} value, between HSD2+ and HSD2- or between HSD1+ and HSD1-.
- 15. Limits established by characterization and are not production tested.

6

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.





Repeat test for all switches. C_L includes fixture and stray capacitance.


$$V_{OUT} = V_{(INPUT)} \frac{R_L}{R_L + r_{ON}}$$

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1B. TEST CIRCUIT







Repeat test for all switches. C_{L} includes fixture and stray capacitance.

FIGURE 2A. MEASUREMENT POINTS

POINTS FIGURE 2B. TEST CIRCUIT FIGURE 2. BREAK-BEFORE-MAKE TIME





FIGURE 3. r_{ON} TEST CIRCUIT


7

Test Circuits and Waveforms (Continued)



Repeat test for all switches.

FIGURE 4. CAPACITANCE TEST CIRCUIT



Signal direction through switch is reversed. Repeat test for all switches.

FIGURE 5. CROSSTALK TEST CIRCUIT




FIGURE 6A. MEASUREMENT POINTS


VDD OE/ALM VIN SEL **15.8**Ω OUT+ COMD2 D2 DIN+ **143**Ω 45Ω **15.8**Ω OUT-COMD1 D1 DIN-. . . **45**Ω **143**Ω GND

[tro - tri] Delay Due to Switch for Rising Input and Rising Output Signals.
[tfo - tfi] Delay Due to Switch for Falling Input and Falling Output Signals.
[tskew_0] Change in Skew through the Switch for Output Signals.
[tskew_i] Change in Skew through the Switch for Input Signals.

FIGURE 6B. TEST CIRCUIT

FIGURE 6. SKEW TEST

Application Block Diagram



Detailed Description

The ISL54224 device is a dual single pole/double throw (SPDT) analog switch configured as a DPDT that operates from a single DC power supply in the range of 2.7V to 5.25V.

It was designed to function as a dual 2-to-1 multiplexer to select between two USB high-speed differential data signals in portable battery powered products. It is offered in a TDFN, and a small $\mu TQFN$ packages for use in MP3 players, cameras, PDAs, cellphones, and other personal media players.

The part contains special overvoltage detection and protection (OVP) circuitry on the D-/D+ com pins. This circuitry acts to open the USB in-line switches when the part senses a voltage on the com pins that is >3.8V (typ) or < -0.5V (typ). It isolates voltages up to 5.25V and down to -5V from getting through to the other side of the switch to protect the USB transceivers connected at the signal pins (HSD1-, HSD1+, HSD2-, HSD2+).

The device has an open drain OE/ALM pin that can be driven "Low" to open all switches. The OE/ALM pin gets internally pulled "Low" whenever the part senses an overvoltage condition. The pin must be externally pulled "High" with a 100k Ω pull-up resistor and monitored for a "Low" to determine when an overvoltage condition has occurred.

The part consists of four 6.5Ω high speed (HSx) switches. These switches have high bandwidth and low capacitance to pass USB high-speed (480Mbps) differential data signals with minimal edge and phase distortion. They can also swing from 0V to 3.6V to pass USB full speed (12Mbps) differential data signals with minimal distortion. The ISL54224 was designed for MP3 players, cameras, cellphones, and other personal media player applications that have multiple high-speed or full-speed transceivers sections and need to multiplex between these USB sources to a single USB host (computer). A typical application block diagram of this functionality is previously shown.

A detailed description of the HS switches is provided in the following section.

High-Speed (HSx) Data Switches

The HSx switches (HSD1-, HSD1+, HSD2-, HSD2+) are bi-directional switches that can pass USB high-speed and USB full-speed signals when V_{DD} is in the range of 2.7V to 5.25V.

When powered with a 2.7V supply, these switches have a nominal r_{ON} of 6.5Ω over the signal range of 0V to 400mV with a r_{ON} flatness of 0.3Ω . The r_{ON} matching between the HSD1x switches and HSD2x switches over this signal range is only 0.2Ω , ensuring minimal impact by the switches to USB high-speed signal transitions. As the signal level increases, the r_{ON} switch resistance increases. At a signal level of 3.3V, the switch resistance is nominally 12Ω . See Figures 9, 10, 11, 12, 13, 14, 15, and 16 in the "Typical Performance Curves" beginning on page 12.

The HSx switches were specifically designed to pass USB 2.0 high-speed (480Mbps) differential signals in the range of 0V to 400mV. They have low capacitance and high bandwidth to pass the USB high-speed signals with minimum edge and phase distortion to meet USB 2.0 high speed signal quality specifications. See Figure 20 in the "Typical Performance Curves" on page 14 for USB High-speed Eye Pattern taken with switch in the signal path.

The HSx switches can also pass USB full-speed signals (12Mbps) with minimal distortion and meet all the USB requirements for USB 2.0 full-speed signaling. See Figure 21 in the "Typical Performance Curves" on page 14 for USB Full-speed Eye Pattern taken with switch in the signal path.

The HS1 channel switches are active (turned ON) whenever the SEL voltage is logic $0^{(Low)}$ and the OE/ALM voltage is logic $1^{(High)}$.

The HS2 channel switches are active (turned ON) whenever the SEL voltage is logic "1" (High) and the OE/ALM voltage is logic "1" (High).

Overvoltage Protection (OVP)

The maximum normal operating signal range for the HSx switches is from 0V to 3.6V. For normal operation, the signal voltage should not be allowed to exceed this voltage range or go below ground by more than -0.3V.

However, in the event that a positive voltage > 3.8V (typ) to 5.25V, such as the USB 5V V_{BUS} voltage, gets shorted to one or both of the COM+ and COM- pins or a negative voltage < -0.5V (typ) to -5V gets shorted to one or both of the COM pins, the ISL54224 has OVP circuitry to detect the overvoltage condition and open the SPDT switches to prevent damage to the USB down-stream transceivers connected at the signal pins (HS1D-, HS1D+, HS2D-, HS2D+).

The OVP and power-off protection circuitry allows the COM pins (D-, D+) to be driven up to 5.25V while the V_{DD} supply voltage is in the range of 0V to 5.25V. In this condition the part draws < 100µA of I_{COMx} and I_{DD} current and causes no stress to the IC. In addition, the SPDT switches are OFF and the fault voltage is isolated from the other side of the switch.

The OE/ALM pin gets internally pulled low whenever the part senses an overvoltage condition. The pin must be externally pulled "High" with a pull-up resistor and monitored for a "Low" to determine when an overvoltage condition has occurred.

External V_{DD} Series Resistor to Limit I_{DD} Current during Negative OVP Condition

A 100 Ω to $1k\Omega$ resistor in series with the VDD pin (see Figure 7) is required to limit the I_{DD} current draw from the system power supply rail during a negative OVP fault event.

With a negative -5V fault voltage at both com pins, the graph in Figure 8 shows the IDD current draw for different external resistor values for supply voltages of 2.7V, 3.6V, and 5.25V. Note: With a 500 Ω resistor the current draw is limited to around 5mA. When the negative fault voltage is removed the I_{DD} current will return to it's normal operation current of 25 μ A to 45 μ A.

The series resistor also provides improved ESD and latch-up immunity. During an overvoltage transient event (such as occurs during system level IEC 61000 ESD testing), substrate currents can be generated in the IC that can trigger parasitic SCR structures to turn ON, creating a low impedance path from the VDD power supply to ground. This will result in a significant amount of current flow in the IC, which can potentially create a latch-up state or permanently damage the IC. The external VDD resistor limits the current during this over-stress situation and has been found to prevent latch-up or destructive damage for many overvoltage transient events.

Under normal operation, the low microamp I_{DD} current of the IC produces an insignificant voltage drop across the series resistor resulting in no impact to switch operation or performance.




FIGURE 7. V_{DD} SERIES RESISTOR TO LIMIT IDD CURRENT DURING NEGATIVE OVP AND FOR ENHANCED ESD AND LATCH-UP IMMUNITY




FIGURE 8. NEGATIVE OVP IDD CURRENT vs RESISTOR VALUE vs V_{SUPPLY}

ISL54224 Operation

The following will discuss using the ISL54224 shown in the "Application Block Diagram" on page 9.

POWER

The power supply connected at the VDD pin provides the DC bias voltage required by the ISL54224 part for proper operation. The ISL54224 can be operated with a V_{DD} voltage in the range of 2.7V to 5.25V.

For lowest power consumption you should use the lowest $\ensuremath{\mathsf{V}_{\text{DD}}}$ supply.

A $0.01\mu F$ or $0.1\mu F$ decoupling capacitor should be connected from the VDD pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the VDD pin as possible.

In a typical application, V_{DD} will be in the range of 2.8V to 4.3V and will be connected to the battery or LDO of the portable media device.

LOGIC CONTROL

The state of the ISL54224 device is determined by the voltage at the SEL pin and the OE/ALM pin. SEL is only active when the OE/ALM pin is logic "1" (High). Refer to "Truth Table" on page 2.

The ISL54224 logic pins are designed to minimize current consumption when the logic control voltage is lower than the V_{DD} supply voltage. With V_{DD} = 3.6V and logic pins at 1.4V the part typically draws only 25µA. With V_{DD} = 4.3V and logic pins at 2.6V the part typically draws only 35µA. Driving the logic pins to the V_{DD} supply rail minimizes power consumption.

The SEL pin and OE/ALM pin have special circuitry that allows them to be driven with a voltage higher than the V_{DD} supply voltage. These pins can be driven up to 5.25V with a V_{DD} supply in the range of 2.7V to 5.25V.

The SEL pin and OE/ALM pin are internally pulled low through $4M\Omega$ resistors to ground and can be tri-stated by a $\mu\text{Processor.}$

The OE/ALM pin is an open drain connection. It should be pulled high through an external $100k\Omega$ pull-up resistor. The OE/ALM pin can then be driven "Low" by a μ Processor to open all switches or it can be monitored by the μ Processor for a "Low" when the part goes into an over-voltage condition.

Logic Control Voltage Levels

| V _{DD} | LOGIC = " | 0" (LOW) | LOGIC = "1" (HIGH) | | |
|-----------------|-------------------------|-------------------------|--------------------|-------|--|
| SUPPLY RANGE | OE/ALM | SEL | OE/ALM | SEL | |
| 2.7V to 3.6V | $\le 0.5V$ or floating | $\leq 0.5V$ or floating | ≥1.4V | ≥1.4V | |
| 3.7V to 4.2V | \leq 0.7V or floating | \leq 0.7V or floating | ≥1.7V | ≥1.7V | |
| 4.3V to 5.25V | \leq 0.8V or floating | $\leq 0.8V$ or floating | ≥2.0V | ≥2.0V | |

TABLE 2. LOGIC CONTROL VOLTAGE LEVELS

HSD1 USB Channel

If the SEL pin = Logic "0" and the OE/ALM pin = Logic "1", high-speed Channel 1 will be ON. The HSD1- and HSD1+ switches are ON and the HSD2- and HSD2+ switches are OFF (high impedance).

When a computer or USB hub is plugged into the common USB connector and Channel 1 is active, a link will be established between the USB 1 transceiver section of the media player and the computer. The device will be able to transmit and receive data from the computer.

HSD2 USB Channel

If the SEL pin = Logic "1" and the OE/ALM pin = Logic "1", high-speed Channel 2 will be ON. The HSD2- and HSD2+ switches are ON and the HSD1- and HSD1+ switches are OFF (high impedance).

When a USB cable from a computer or USB hub is connected at the common USB connector and Channel 2 is active, a link will be established between the USB 2 driver section of the media player and the computer. The device will be able to transmit and receive data from the computer.

All Switches OFF Mode

If the SEL pin = Logic "0" or Logic "1" and the OE/ALM pin = Logic "0", all of the switches will turn OFF (high impedance).

The all OFF state can be used to switch between the two USB sections of the media player. When disconnecting from one USB device to the other USB device, you can momentarily put the ISL54224 switch in the "all off" state in order to get the computer to disconnect from the one device so it can properly connect to the other USB device when that channel is turned ON.

Whenever the ISL54224 senses a fault condition on the COM pins, the OE/ALM pin will be internal pulled low by the device and all switches will be turned OFF.


USB 2.0 V_{BUS} Short Requirements

The USB specification in section 7.1.1 states a USB device must be able to withstand a V_{BUS} short (4.4V to 5.25V) or a -1V short to the D+ or D- signal lines when the device is either powered off or powered on for at least 24 hours.

The ISL54224 part has special power-off protection and OVP detection circuitry to meet these short circuit requirements. This circuitry allows the ISL54224 to provide protection to the USB down-stream transceivers connected at its signal pins (HS1D-, HS1D+, HS2D-, HS2D+) to meet the USB specification short circuit requirements.

The power-off protection and OVP circuitry allows the COM pins (D-, D+) to be driven up to 5.25V or down to -5V while the V_{DD} supply voltage is in the range of 0V to 5.25V. In these overvoltage conditions with a 500 Ω external VDD resistor the part draws < 55 μ A of current into the COM pins and causes no stress/damage to the IC. In addition, all switches are OFF and the shorted V_{BUS} voltage will be isolated from getting through to the other side of the switch channels, thereby protecting the USB transceivers.

Typical Performance Curves T_A = +25°C, Unless Otherwise Specified








FIGURE 11. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE




FIGURE 13. ON-RESISTANCE vs SWITCH VOLTAGE





FIGURE 10. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE








FIGURE 14. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 15. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 17. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE




FIGURE 16. ON-RESISTANCE vs SWITCH VOLTAGE




FIGURE 18. OE/ALM IOL vs VOL DURING OVP STATE





FIGURE 19. OE/ALM LEAKAGE CURRENT vs DIGITAL VOLTAGE DURING NORMAL OPERATION

intersil

13



Typical Performance Curves T_A = +25°C, Unless Otherwise Specified (Continued)

FIGURE 20. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH




FIGURE 21. EYE PATTERN: 12Mbps WITH USB SWITCHES IN THE SIGNAL PATH

Typical Performance Curves $T_A = +25$ °C, Unless Otherwise Specified (Continued)





FIGURE 22. FREQUENCY RESPONSE






FIGURE 23. OFF-ISOLATION

Die Characteristics

SUBSTRATE AND TDFN THERMAL PAD POTENTIAL (POWERED UP):

GND

TRANSISTOR COUNT:

1297

PROCESS:

Submicron CMOS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
|--------|----------|------------------|
| 6/7/10 | FN6969.0 | Initial Release. |

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to <u>www.intersil.com/products</u> for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: <u>ISL54224</u>

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see <u>www.intersil.com/product_tree</u>

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at <u>www.intersil.com/design/quality</u>

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing


L10.1.8x1.4A

(9 X 0.60)


10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 3/10







BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN


C 0 .1 27 REF

NOTES:


- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- A Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. JEDEC reference MO-255.
- Ch. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.

Rev. 4 8/09

Thin Dual Flat No-Lead Plastic Package (TDFN)



SECTION "C-C"



FOR ODD TERMINAL/SIDE

ċ

Ċ


L10.3x3A

10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| | N | | | |
|--------|------|----------|------|-------|
| SYMBOL | MIN | NOMINAL | MAX | NOTES |
| А | 0.70 | 0.75 | 0.80 | - |
| A1 | - | - | 0.05 | - |
| A3 | | 0.20 REF | | - |
| b | 0.20 | 0.25 | 0.30 | 5, 8 |
| D | 2.95 | 3.0 | 3.05 | - |
| D2 | 2.25 | 2.30 | 2.35 | 7, 8 |
| E | 2.95 | 3.0 | 3.05 | - |
| E2 | 1.45 | 1.50 | 1.55 | 7, 8 |
| е | | 0.50 BSC | | - |
| k | 0.25 | - | - | - |
| L | 0.25 | 0.30 | 0.35 | 8 |
| N | 10 | | | 2 |
| Nd | | 5 | | 3 |

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd refers to the number of terminals on D.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Compliant to JEDEC MO-229-WEED-3 except for D2 dimensions.



TYPICAL RECOMMENDED LAND PATTERN